Memory cell

Results: 334



#Item
71Cellular automaton / Content-addressable memory / Dynamic random-access memory / Simulation / Lattice gas automaton / Digital physics / Cam / Cell / Physics / Computer memory / Computing / Cellular automata

CAM-8: a computer architecture based on cellular automata∗ Norman Margolus MIT Laboratory For Computer Science Cambridge MassachusettsDecember 15, 1993

Add to Reading List

Source URL: people.csail.mit.edu

Language: English - Date: 2005-01-16 13:05:56
72Cell / Random-access memory / Static random-access memory / Computer memory / Computer hardware / Computing

Microsoft PowerPoint - secondplace-SRAM.ppt [Compatibility Mode]

Add to Reading List

Source URL: www.eecs.umich.edu

Language: English - Date: 2011-01-03 12:12:41
73Parallel computing / GPGPU / Graphics hardware / Video cards / Cell / Lookup table / Memory barrier / Multi-core processor / Compiler optimization / Computing / Computer hardware / Computer architecture

This is the author’s version of the work. The definitive work was published in Proceedings of the 20th IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP 2009), pp

Add to Reading List

Source URL: www12.informatik.uni-erlangen.de

Language: English - Date: 2009-07-28 09:29:41
74Central processing unit / Computer memory / Parallel computing / Microprocessors / Dynamic random-access memory / Cell / Vector processor / Scalar processor / Random-access memory / Computer hardware / Computing / Computer architecture

VIRAM1: A Media-Oriented Vector Processor with Embedded DRAM Christos Kozyrakis Joseph Gebis, Sam Williams, David Patterson

Add to Reading List

Source URL: iram.cs.berkeley.edu

Language: English - Date: 2004-03-23 19:01:37
75Parallel computing / Central processing unit / Computer memory / Classes of computers / CPU cache / Benchmark / Vector processor / Memory bandwidth / Cell / Computing / Computer hardware / Computer architecture

Memory-Intensive Benchmarks: IRAM vs. Cache-Based Machines Brian R. Gaeke1, Parry Husbands2, Xiaoye S. Li2, Leonid Oliker2, Katherine A. Yelick1,2, and Rupak Biswas3 1 Computer Science Division, University of California

Add to Reading List

Source URL: iram.cs.berkeley.edu

Language: English - Date: 2003-01-09 09:13:00
76Non-volatile memory / Solid-state drive / Texas Memory Systems / Flash memory / Multi-level cell / USB flash drive / Computer data storage / Random-access memory / STEC /  Inc. / Computer hardware / Computer memory / Computing

Managing the information that drives the enterprise STORAGE ESSENTIAL GUIDE TO Solid-State

Add to Reading List

Source URL: cdn.ttgtmedia.com

Language: English - Date: 2010-12-09 16:44:37
77Field-programmable gate array / Cell / Central processing unit / Parallel computing / Computer / Digital electronics / Reduced instruction set computing / Computer memory / Stream processing / Electronic engineering / Computer architecture / Electronics

The Cell Matrix: An Architecture for Nanocomputing Lisa J. K. Durbeck, Nicholas J. Macias Cell Matrix Corporation PO BoxSalt Lake City, Utah 84151

Add to Reading List

Source URL: www.cellmatrix.com

Language: English - Date: 2001-01-10 04:56:53
78T cell / R-tree / Microblogging / Bin

Mercury: A Memory-Constrained Spatio-temporal Real-time Search on Microblogs Amr Magdy1§ , Mohamed F. Mokbel2§ , Sameh Elnikety3 , Suman Nath4 , Yuxiong He5 1,2 Department of Computer Science and Engineering, Universi

Add to Reading List

Source URL: www-users.cs.umn.edu

Language: English - Date: 2015-04-07 00:39:01
79CPU cache / Scratchpad memory / Direct memory access / Cache / Remote direct memory access / AMD 10h / Memory hierarchy / Cell / Synchronous dynamic random-access memory / Computer memory / Computer hardware / Computing

FPGA Implementation of a Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability George Kalokerinos, Vassilis Papaefstathiou, George Nikiforos, Stamatis Kavadias, Manolis Katevenis, Dionisios Pne

Add to Reading List

Source URL: www.ics.forth.gr

Language: English - Date: 2013-12-23 07:16:59
80CPU cache / Scratchpad memory / Direct memory access / Cache / AMD 10h / Memory hierarchy / Cell / Computer hardware / Computer memory / Computing

A run-time Configurable Cache/Scratchpad Memory with Virtualized User-Level RDMA Capability George Nikiforos, George Kalokairinos, Vassilis Papaefstathiou, Stamatis Kavadias, Dionisis Pnevmatikatos and Manolis Katevenis

Add to Reading List

Source URL: www.ics.forth.gr

Language: English - Date: 2013-12-23 07:16:59
UPDATE